Chuck Moore's Fireside Chat 2011
GreenArraysInc2 HN recommenders · recommended in 2 months, 2013-2017
6K views · 14 years ago · talk · evergreen
Chuck Moore, creator of Forth, gives his annual Fireside Chat at Forth Day 2011 at Stanford. He talks about his multi-core GreenArrays chip design and demonstrates code running on it.
HN recommends it as a window into Moore's minimalist CPU design and the GA144 chip, despite the slow pace.
40:13"Programming a 144-computer chip to minimize power" - Chuck Moore (2013)
Strange Loop Conference
19K views • 5 years ago
1:37:12[7] Jim Keller, Silicon Wizard 🧙♂️
TechTechPotato
67K views • 5 years ago
27:528-bit CPU control logic: Part 1
Ben Eater
1.5M views • 9 years ago
1:02:09Seymour Cray's Only Surviving Talk: "Cray-1 Introduction" (1976, LANL)
UC Berkeley Events
59K views • 16 years ago
2:08:02Alto System Project: Dan Ingalls demonstrates Smalltalk
Computer History Museum
36K views • 7 years ago
25:52Halide Talk
Andrew Adams
53K views • 12 years ago
1:10:03Stanford Seminar - Generalized Reversible Computing and the Unconventional Computing Landscape
Stanford Online
16K views • 9 years ago
6:538-bit computer update
Ben Eater
2.8M views • 10 years ago
1:19:38John Hennessy and David Patterson 2017 ACM A.M. Turing Award Lecture
Association for Computing Machinery (ACM)
150K views • 8 years ago
46:36Sophie Wilson - The Future of Microprocessors
Erlang Solutions
57K views • 9 years ago
52:21ASPLOS Keynote: The Golden Age of Compiler Design in an Era of HW/SW Co-design by Dr. Chris Lattner
SiFive
52K views • 5 years ago
40:56"Liberating the Smalltalk lurking in C and Unix" by Stephen Kell
Strange Loop Conference
25K views • 12 years ago
17:26Lecture 1 | Programming Paradigms (Stanford)
Stanford
1.2M views • 18 years ago
2:55:13Oral History of Gary Davidian, part 2 of 2
Computer History Museum
2K views • 7 years ago
1:21:07David Patterson - A New Golden Age for Computer Architecture: History, Challenges and Opportunities
UBC Computer Science
99K views • 7 years ago
32:08Tuesday @ 1130 ISA Shootout – a Comparison of RISC V, ARM, and x86 Chris Celio, UC Berkeley V2
RISC-V International
50K views • 10 years ago
1:26:02Stanford Seminar - The Soul of a New Machine: Rethinking the Computer
Stanford Online
76K views • 6 years ago
1:09:38"How to Think about Parallel Programming: Not!" - Guy L. Steele Jr. (Strange Loop 2010)
Strange Loop Conference
9K views • 5 years ago
23:32Industrial Strength High Performance RISC V Processors For Energy Efficient Computing
RISC-V International
8K views • 8 years ago
1:16:58code::dive conference 2014 - Scott Meyers: Cpu Caches and Why You Care
NOKIA Technology Center Wrocław
231K views • 11 years ago
3 comments from Hacker News
The following two points are highly tangential and don't squarely answer your question; I'm just mentioning them as things to file away in case they turn out to be relevant. - link shows an experimental new CPU architecture which appears to be single-core but demonstrates interesting power savings and speedups by eschewing standard on-chip caching and building a smarter compiler. TL;DR closed-source compiler, but I think the people making the design are trying to make the architecture design/registers/overview/etc as open as practical/viable with free documentation etc. I'm not sure if there's a simulator for it. I'm very sure they're already taking on commercial customers, and getting access to it is likely to be not overly nontrivial. (I realize you're not likely to need one just yet, but "can't access at all" makes for something much less interesting to file away.) - Forth, Inc. makes the GA144, a 144-core microcontroller that natively runs Forth (and will NOT comfortably run transpiled <any other language here>). At one point a production company was making evaluation boards. ▶ this video is a (1hr long, somewhat slow-paced) presentation that provides a good overview of the GA144. I half wonder whether I'm looking at a chip designed by people who don't understand SMP when I watch this, but I also think that it's possible that the brutal simplicity that Forth (and Chuck Moore) applies to everything means that I'm really staring at the raw complexity of SMP here. I've read tha
I was blown away by this 2011 video of Charles Moore talking about his CPU design and running code, talking about how the different nodes are creating the frequencies to produce the images you see on the projector - ▶ this video
There's some on youtube in the manufacturer's channel, Greenarray. ▶ this video Also maybe try the designer's site, Chuck Moore. Google Colorforth.