HackerTube
HomeLongsLikedHistoryWatch laterCategoriesPlaylistsSettings

Industrial Strength High Performance RISC V Processors For Energy Efficient Computing

RISC-V International1 HN recommender · recommended in 1 month, 2017-2018
YouTube
8K views · 8 years ago · talk · dated

David Ditzel of Esperanto Technologies presents their massively parallel, energy-efficient RISC-V processors at the 7th RISC-V Workshop in 2017. It covers the high-performance many-core design aimed at machine learning.

Cited in RISC-V and AI hardware threads as the source for Esperanto's ambitious many-core vector design.

Computer architecture & CPUs#risc-v#esperanto#many-core#machinelearninghardware#vectorextension

4 comments from Hacker News

@nickik2018 · in “New Libre GPU Effort Based on RISC-V”

For those interested in the RISC-V and the possibility of GPU type of things. I can mention some stuff that might not be well known. RISC-V is devloping a Vector extension (V) will allow SIMD style programming with a variable vector length. See from the last workshop: Intro: link Project Update: link Initially part of the standard was also a Vector Type field for each register, and that would have allowed different types, such as Tensors, Matrix and so on. This has been removed from the initial Vector extension proposal but work on this will continue. At least one company is already actively devloping hardware for V with Tensors (see below), sadly not open-source. This Libre GPU project is going a slightly different route targeting the Simple-V, a slimmer version of the Vector extension, Simple-V. See: link Esperanto Technology is devloping a chip (and IP) that will do this, but it will be closed source (as far as we know). See this talk by David Ditzel: ▶ this video

CitesView on HN
@Dolu2018 · in “Chisel: Constructing Hardware in a Scala Embedded Language”

On this talk : - ▶ this video - ▶ this video => yes and no The industry lack's of wide profiles (hardware engineer with good software understanding) is really hurting any new innovative HDL

CitesView on HN
@baobrien2017 · in “Leveraging RISC-V for AI and Machine Learning”

I'm not sure about REX, but Esperanto is pretty far away from greenarrays. From what I got out of their talk at the latest Risc-V workshop[3] (video[1], slides[2]), they're going for the big high-performance end of the spectrum. The chip they were talking about is supposed to have 16 64-bit OoO Risc-V cores and 4096 RV64GC cores with vector units connected by some sort of network on chip. [1] ▶ this video [2] link [3] link

CitesView on HN
@phkahler2017 · in “RISC-V Vector Extension overview and proposal [video]”

The work Esperanto is doing take the vector concept to a mind boggling extreme: ▶ this video I want to write code for their chip!

RecommendsView on HN
Tuesday @ 1130   ISA Shootout – a Comparison of RISC V, ARM, and x86   Chris Celio, UC Berkeley V232:08

Tuesday @ 1130 ISA Shootout – a Comparison of RISC V, ARM, and x86 Chris Celio, UC Berkeley V2

RISC-V International
50K views • 10 years ago
Building AI Silicon14:21

Building AI Silicon

Tenstorrent
17K views • 4 years ago
John Hennessy and David Patterson 2017 ACM A.M. Turing Award Lecture1:19:38

John Hennessy and David Patterson 2017 ACM A.M. Turing Award Lecture

Association for Computing Machinery (ACM)
150K views • 8 years ago
Sophie Wilson - The Future of Microprocessors46:36

Sophie Wilson - The Future of Microprocessors

Erlang Solutions
57K views • 9 years ago
A Crash Course in Modern Hardware by Cliff Click59:21

A Crash Course in Modern Hardware by Cliff Click

Devoxx
21K views • 10 years ago
Jim Keller - Moore's Law in the age of AI Chips31:06

Jim Keller - Moore's Law in the age of AI Chips

Matroid
33K views • 6 years ago
Trends in Deep Learning Hardware: Bill Dally (NVIDIA)1:10:58

Trends in Deep Learning Hardware: Bill Dally (NVIDIA)

Paul G. Allen School
32K views • 2 years ago
RAAIS 2017 - Simon Knowles, Co-Founder and CTO of Graphcore35:45

RAAIS 2017 - Simon Knowles, Co-Founder and CTO of Graphcore

The Research and Applied AI Summit - RAAIS
7K views • 9 years ago
HC2023-K2: Hardware for Deep Learning1:05:28

HC2023-K2: Hardware for Deep Learning

hotchipsvideos
15K views • 3 years ago
Java on a 1000 Cores - Tales of Hardware / Software CoDesign1:12:02

Java on a 1000 Cores - Tales of Hardware / Software CoDesign

Google TechTalks
23K views • 17 years ago
The Smartphone CPU Review You NEED to Watch!26:13

The Smartphone CPU Review You NEED to Watch!

Geekerwan
345K views • 4 years ago
The Mill CPU Architecture – The Compiler (10 of 13)2:02:18

The Mill CPU Architecture – The Compiler (10 of 13)

Mill Computing, Inc.
12K views • 11 years ago
Simple Code, High Performance2:50:14

Simple Code, High Performance

Molly Rocket
463K views • 5 years ago
New computers don't speed up old code19:25

New computers don't speed up old code

Matthias random stuff
187K views • 1 year ago
英特尔Lunar Lake深度评测:轻薄本有救了!21:52

英特尔Lunar Lake深度评测:轻薄本有救了!

极客湾Geekerwan
198K views • 2 years ago
Future Computers Will Be Radically Different (Analog Computing)21:42

Future Computers Will Be Radically Different (Analog Computing)

Veritasium
13.2M views • 4 years ago
[7] Jim Keller, Silicon Wizard 🧙‍♂️1:37:12

[7] Jim Keller, Silicon Wizard 🧙‍♂️

TechTechPotato
67K views • 5 years ago
Chuck Moore's Fireside Chat 20111:00:34

Chuck Moore's Fireside Chat 2011

GreenArraysInc
6K views • 14 years ago
The Mill CPU Architecture - the Belt (2 of 13)1:26:50

The Mill CPU Architecture - the Belt (2 of 13)

Mill Computing, Inc.
38K views • 13 years ago
Robust-first computing: Beyond efficiency14:46

Robust-first computing: Beyond efficiency

Dave Ackley
8K views • 13 years ago